

Reg No.: \_\_\_\_\_

Name: \_\_\_\_\_

**APJ ABDUL KALAM TECHNOLOGICAL UNIVERSITY**  
**THIRD SEMESTER B.TECH DEGREE EXAMINATION(R&S), DECEMBER 2019**

Course Code: CS203

## **COURSE NAME: SWITCHING THEORY AND LOGIC DESIGN**

**Max. Marks: 100**

**Duration:** 3 Hours

## PART A

***Answer all questions, each carries 3 marks.***

## Marks



## PART B

*Answer any two full questions, each carries 9 marks.*

- 5 (a) The value of a float type variable is represented using a single precision 32 bit floating point format IEEE 754 standard that uses 1 bit for the sign , 8 bits for biased exponent and 23 bits for the mantissa. A float type variable X is assigned value of -0.0625 .What is the representation of X in hexadecimal notation? (6)

(b) Perform the following operations (3)

  - Find the 16's complement of C3DF.
  - Convert C3DF to binary.
  - Find the 2's complement of the result in (ii)

6 (a) Add and multiply the following numbers without converting them to decimal. (6)

  - Binary numbers 1011 and 101.
  - Octal numbers 62 and 37
  - Hexadecimal numbers 2E and 34.

(b) Represent the unsigned decimal numbers 791 and 658 in BCD, and then show the steps necessary to form their sum. (3)

7 (a) We can perform logical operations on strings of bits by considering each pair of corresponding bits separately (called bitwise operation). Given two eight- bit strings A = 10110001 and B = 10101100, evaluate the eight- bit result after the following logical operations: (3)

(i) AND                   (ii) OR                   (iii) XOR

(b) Simplify the following Boolean expressions to a minimum number of literals: (6)

(i)  $x'yz + xz$        (ii)  $(x + y)(x + y')$       (iii)  $xyz + x'y + xyz'$

**PART C***Answer all questions, each carries 3 marks.*

- 8 Design a combinational circuit with three inputs and one output. The output of the circuit is 1 when the decimal value of the inputs is less than 3. The output is 0 otherwise. (3)
- 9 Implement the Boolean function  $F(A, B, C, D) = \pi(3, 7, 12)$  with a multiplexer. (3)
- 10 Differentiate between Combinational and Sequential circuits. Give two examples for each. (3)
- 11 Construct a JK flip-flop using a D flip-flop, a two-to-one-line multiplexer, and an inverter. (3)

**PART D***Answer any two full questions, each carries 9 marks.*

- 12 (a) Design a four-bit 2's completer combinational circuit. The circuit accepts a 4-bit binary number as input and generates the 2's complement of the input. Show that the circuit can be constructed with exclusive-OR gates. (7)
- (b) Predict what the output functions are for a five-bit 2's completer? (2)
- 13 (a) Show that the characteristic equation for the complement output of a JK flip-flop is:  $Q'(t+1) = J'Q' + KQ$  (3)
- (b) Draw the logic diagram of a 4x16 decoder constructed with two 3x8 decoders (4)
- (c) Implement T flip-flop using NAND gates. (2)
- 14 A sequential circuit has two JK flip-flops A and B and one input  $x$ . The circuit is described by the following flip-flop input equations: (9)

$$J_A = x \quad K_A = B' \quad J_B = x \quad K_B = A$$


- (i) Tabulate the state table.  
(ii) Draw the state diagram of the circuit.  
(iii) Derive the state equations for  $A(t+1)$  and  $B(t+1)$

**PART E***Answer any four full questions, each carries 10 marks.*

- 15 (a) Draw and explain the different types of shift registers. (6)
- (b) Explain how shift registers can be used for serial transfer. (4)
- 16 Design and construct a Johnson counter with 8 distinguishable states. Give its timing diagram. (10)
- 17 (a) Design a synchronous counter with the following repeated binary sequence 000, 100, 111, 010, 011 using T Flip Flops. (6)
- (b) Write a note on error detection and correction. (4)
- 18 Find the minimum size of PLA required to implement the following functions? (10)  
 $F(X, Y, Z) = \Sigma m(1, 3, 5, 7), G(X, Y, Z) = \Sigma m(0, 2, 4, 6)$
- 19 (a) Design a BCD ripple counter using T flipflops (6)
- (b) Explain the implementation of full adder using Hardware Description Language (HDL). (4)
- 20 Draw and explain the flow chart for addition and subtraction of two binary numbers in sign magnitude form. (10)

STL Q QP December 2019

①



Hexadecimal  $\Rightarrow (FFFF)_{16}$

Decimal

$$32768 + 16384 + 8192 + 4096 + 2048 + 1024 + 512 + 256 + 128 + 64 + 32 + 16 + 8 + 4 + 2 + 1$$

$$\Rightarrow (65535)_{10}$$

$$\begin{array}{r}
 1024 \\
 1024 \\
 \hline
 2048 \\
 2048 \\
 \hline
 4096 \\
 4096 \\
 \hline
 8192 \\
 8192 \\
 \hline
 16384 \\
 16384 \\
 \hline
 32768
 \end{array}$$

②

$$10011 - 10010$$

Smaller no from bigger.

2's complement

$$\Rightarrow 01101 +$$

$$\begin{array}{r}
 10011 + \\
 01110 \\
 \hline
 00001
 \end{array}$$

Neglect End Around Carry.

$$(ii) 100010 - 100110$$

bigger from smaller.

2's complement

$$\Rightarrow 011001 +$$

$$\begin{array}{r}
 100010 + \\
 011010 \\
 \hline
 111100
 \end{array}$$

Result To get original result, take 2's complement.

$$\Rightarrow 000011 + 1 \Rightarrow \underline{\underline{000100}}$$


$$\begin{aligned}
 ③ (i) & \quad \overline{xy + \bar{x}\bar{y}} \\
 &= \overline{\bar{x}\bar{y}} \cdot \overline{\bar{x}y} = \overline{\bar{x}} + \bar{y} ! \quad \text{by De Morgan's Law} \\
 &\Rightarrow \overline{(\bar{x} + y)(x + \bar{y})}.
 \end{aligned}$$

$$\begin{aligned}
 (ii) & \quad \overline{(a+c)(a+b)(\bar{a}+b+\bar{c})} \\
 &= \overline{(a+c)} + \overline{(a+b)} + \overline{(\bar{a}+b+\bar{c})} \\
 &= \overline{a} \cdot \overline{c} + \cancel{\overline{a} \cdot b} + \overline{a} \cdot \overline{b} \cdot c \\
 &= \overline{a}\overline{c} + \overline{a}\overline{b} + \overline{abc}
 \end{aligned}$$

④ Absorption law states that-

$$x \cdot (x+y) = x \text{ and}$$

$$x + (x \cdot y) = x.$$



$-0.0625 \Rightarrow$  convert to binary

$$0.0625 \times 2 = 0.125 \quad -0$$

$$0.125 \times 2 = 0.250 \quad -0$$

$$0.25 \times 2 = 0.5 \quad -0$$

$$0.5 \times 2 = 1.0 \quad -01$$

Making first digit as 1 to get normalized form

$$1.000 \times 2^{-4}$$

Since number is negative,

Sign bit = 1

Scientific format

$$1. \underbrace{xxx}_{\text{mantissa}} \times 2^e$$

To get the biased exponent, add the exponent  $-4$  with single precision exponent bias

for 32 bit 127

$$\Rightarrow 127 + -4 = 123$$

Convert to binary  $\Rightarrow (1111011)_2$

Make as 8 bits  $\Rightarrow 0111011$   
to get exponent

$$\begin{array}{r}
 2 \overline{)123} \\
 2 \overline{)61} \\
 2 \overline{)30} \\
 2 \overline{)15} -0 \\
 2 \overline{)7} -1 \\
 2 \overline{)3} -1 \\
 1 - 
 \end{array}$$

Here, our mantissa part is 0.  
Represent it in 23 bits.

⑤ b) i) 16's complement of C3DF

Since given number is 4 digit, Subtract this number from the least 5 digit number in hexadecimal.

$$\text{i.e. } 10000 - \text{C3DF}$$

$$= (3B21)_{16}$$

$$\begin{array}{r} 10000 \\ - \text{C3DF} \\ \hline 3B21 \end{array}$$

(ii) Convert C3DF to binary.

$$\begin{array}{ccccccc} & C & 3 & & D & F & \\ & \downarrow & \downarrow & & \downarrow & \downarrow & \\ (1100 & 0011 & 1101 & 1111) & _2 & & & & & \end{array}$$

(iii) Find the 2's complement of the result in (ii)

1's Complement + 1

$$\begin{array}{r} 0011\ 1100\ 0010\ 0000\ + \\ 1 \\ \hline 0011\ 1100\ 0010\ 0001 \end{array} _2$$

$$\begin{array}{r}
 \textcircled{6} \\
 \textcircled{a}) \\
 (\textcircled{i})
 \end{array}
 \quad
 \begin{array}{r}
 1011 \\
 101 \\
 \hline
 \underline{(10000)_2}
 \end{array}
 + 02$$

$$\begin{array}{r}
 & 1011 \\
 & 101 \\
 \hline
 & 1011 \\
 & 0000 \\
 & 11 \\
 \hline
 & 110111_2
 \end{array}$$

$$(i) \quad (62)_8 + (37)_8$$

$$\begin{array}{r} & 1 \\ & \cancel{6} 2 + \\ 3 & 7 \\ \hline \underline{\underline{(121)}} & 8 \end{array}$$

$$(62)_8 \times (37)_8$$

$$\begin{array}{r}
 & 62 \\
 & \times \\
 1 & \overline{)37} \\
 & 53 \quad 6 \\
 & \underline{\underline{}} \quad \checkmark
 \end{array}$$

$$(iii) (2E)_{16} + (34)_{16}$$

$$= (62)_{16}$$

2E x 34 =

$$Ex 4 \Rightarrow (f_0(x) = 56)_{10} =$$

$$3 \times 8 \Rightarrow 3 \times 14 = (2A)_B$$

$$\begin{array}{r}
 32 \\
 16 \\
 \hline
 48
 \end{array}$$

$$(38) \quad 16 \overline{)7^2} \quad \begin{array}{r} 14 \\ 3 \\ \hline 2 - 10 \end{array}$$

$$\begin{array}{r} 84 \\ \hline (958)_{16} \\ \hline \end{array}$$

⑥

b)

791

(0111 1001 0001) BCD

$$\begin{array}{r} 0111 \quad 1001 \quad 0001 \\ 0110 \quad 0101 \quad 1000 \\ \hline \end{array}$$

$$\begin{array}{r} 1101 \\ \underbrace{\quad\quad}_{>9} \\ \text{Add } 0110 \end{array} \quad \begin{array}{r} 1110 \quad 1001 \\ \underbrace{\quad\quad}_{>9} \\ \text{Add } 0110 \end{array}$$

(0110 0101 1000) BCD

$$\begin{array}{r} 1101 \quad 1110 \quad 1000 \\ 0110 \quad 0110 \quad 0000 \\ \hline \end{array}$$

$$\begin{array}{r} 0001 \quad 0100 \quad 0100 \quad 1001 \\ \underbrace{\quad\quad\quad}_{1} \quad \underbrace{\quad\quad\quad}_{4} \quad \underbrace{\quad\quad\quad}_{4} \quad 9 \\ \hline \end{array}$$

⑦

a)

10110001 AND

(ii)

10101100

$$\begin{array}{r} 10100000 \\ \hline \end{array}$$

(ii)

10110001

$$\begin{array}{r} 10101100 \\ \hline 10111101 \end{array}$$

OR

(iii)

10110001


$$10101100$$

XOR


$$\begin{array}{r} 00011101 \\ \hline \end{array}$$

8

$x$	$y$	$z$	$F$
0	0	0	1
0	0	1	1
0	1	0	1
1	0	0	0
1	0	1	0
1	1	0	0
1	1	1	0




$$F_1 = \overline{x}\overline{y} + \overline{x}\overline{z}$$



$$⑨ F(A, B, C, D) = \prod (3, 7, 12)$$

Since there are 4 variables, 4 select lines in MUX

So,  $2^4 = 16$  input lines




Given Maxterm equivalent I/P should be connected to logics and all others to logic 1

(10) Difference between Combinational and Sequential circuit

e.g. Adder, Subtractor, MUX, Decoder etc are


Combinational  
Counters, Shift registers etc are Sequential

(11) JK Flip flop using D Flip flop, 2 to 1 MUX and an inverter.



(12) a) 4 bit 2's complementer using XOR gate.

When a logic 1 is XORed with any i/p, we will get the 2's complement of that i/p.




So by using 4 XOR gates, we can construct a 4 bit 2's complementer.

Topic 60

To construct the 4 bit 2's Complementer, first  
construct the truth table

A	B	C	D	w	x	y	z
0	0	0	0	0	0	0	0
0	0	0	1	1	-	1	-
0	0	1	0	1	1	1	0


Then Create boolean expression for w, x, y and z  
using k map.



$$\begin{aligned}x &= B \oplus (C+D) \\y &= C \oplus D \\z &= D\end{aligned}$$

$$\begin{aligned}w &= \bar{A}D + \bar{A}C + \bar{A}B + A\bar{B}\bar{C}\bar{D} \\&= \bar{A}(B+C+D) + A(\bar{B}+\bar{C}+\bar{D}) \\&= A \oplus (B+C+D)\end{aligned}$$

Then construct the circuit.



(b) For a 5 bit 2's completer with MSB = E  
then the o/p


$$V = E \oplus (A + B + C + D)$$

(13) characteristic eqn of JK FF is

$$Q(t+1) = JQ' + K'Q$$


J	K	Q(t)	Q(t+1)	Q'(t+1)
0	0	0	0	1
0	0	0	1	0
0	1	0	1	0
1	0	0	1	0
1	0	1	0	1
1	1	0	0	1
1	1	1	0	1

K map for  $Q'(t+1)$



$$Q'(t+1) = KQ + J'Q'$$

(b)  $4 \times 16$  decoder with two  $3 \times 8$  decoders



c) T Flip flop using NAND gates

*D. Basu*

